Proceedings of the International Test Conference , October 1998 Compact Two - Pattern Test Set Generation for Combinational and FullScan Circuits
نویسندگان
چکیده
This paper presents two algorithms for generating compact test sets for combinational and full scan circuits under the transition and CMOS stuck-open fault models; Redundant Vector Elimination (RVE) and Essential Fault Reduction (EFR). These algorithms together with the dynamic compaction algorithm are incorporated into an advanced ATPG system for combin-ational circuits, called MinTest. The test sets generated by MinTest are 30% smaller than the previously published two-pattern test set compaction results for the ISCAS85 and full scan version of the ISCAS89 benchmark circuits.
منابع مشابه
Test Pattern Generation and Test Application Time
As the complexity of VLSI circuits is increasing at the rate predicted by Moore's law and the switching frequencies are approaching a gigahertz, testing cost is becoming an important factor in the overall IC manufacturing cost. Testing cost is incurred by test pattern generation and test application processes. In this dissertation, we address both of these factors contributing to the testing co...
متن کاملTwo Papers on Test Pattern Generation Efficient Generation of Test Patterns Using Boolean Difference A Framework for Evaluating Test Pattern Generation Strategy
A combinational circuit can be tested for the presence of a single stuck-at fault by applying a set of inputs that excite a verifiable output response in that circuit. If the fault is present, the output will be different than it would be if the fault were not present. Given a circuit, the goal of an automatic test pattern generation system is to generate a set of input sets that will detect ev...
متن کاملCom_test : a Test Pattern Generation System
In this paper, a test pattern generation system for combinational circuits including test pattern generator, fault simulator, and test set compactor is introduced. The techniques that improve test pattern generation process are used in an implemented test pattern generation system called COM_TEST. The results of COM_TEST on ten circuits are given.
متن کاملOn Test Coverage of Path Delay Faults - VLSI Design, 1996. Proceedings., Ninth International Conference on
W e propose a coverage metric and a two-pass test generation method f o r path delay faults in combinational logic circuits. The coverage is measured f o r each line with a rising and a falling transition. However, the test criterion is different f r o m that of the slow-to-rise and slow-to-fall transition faults. The test, called “line delay test”, as a path delay test for the longest sensitiz...
متن کاملCompact Test Generation for Non-Robustly Testable PDFs
We introduce a new Automatic Test Pattern Generation (ATPG) methodology for compact generation of test sets, to detect non-robustly testable path delay faults in combinational and fully enhanced scanned circuits. The proposed framework is non-enumerative with respect to the faults examined, and relies on the appropriate formulation and generation of functions that are used to derive the desired...
متن کامل